This course covers topics related to field programmable logic devices. Students will be introduced to Hardware Description Language (HDL) design entry languages and simulation procedures, along with common logic synthesis tools. In laboratory exercises, each student will prototype a digital system starting with HDL entry, functional and timing simulations, logic synthesis, device programming, logic probing, and system verification. Labs will develop report writing skills. This course is required for CE majors and optional for EE majors.